For Registered Users Home / For Registered Users

Design tools support new ultralow power CPLDs
Author: Clive Maxfield

Lattice Semiconductor has released the ispLEVER Classic ver 1.2 design tool suites that will support all its SPLD, CPLD and select FPGA families.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
Go to top