Cadence tool steps up IC package, SiP designs
Author: Gabe Moretti
The release of SPB 16.2, due in November of this year, from Cadence Design Systems, delivers advanced IC package/system-in-package miniaturization, design cycle reduction and DFM-driven design, along with a new power integrity modeling solution.
Please login or register with us to view this article>>
Registered already? Login to view complete content.
If you have already registered on the following websites, please log in using your email address and password
eeForum: Demystifying Vietnam What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?