Synopsys, TSMC develop modeling tech for 40nm process
Synopsys has released the TSMC Modeling Interface methodology, an advanced HSPICE modeling methodology for 40nm processes that improves circuit simulation throughput fivefold.
Please login to view article>>
Registered already? Login to view complete content.
If you have already registered on the following websites, please log in using your email address and password
eeForum: Demystifying Vietnam What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?