Log on in EE Times-Asia, keeping ahead of the curve of electronics design

Home |

[ May 17, 2008 ]

| Latest In Print | Webinar


For Registered Users	Home / For Registered Users

Scale voltage to manage power consumption

As CMOS process technologies migrate from 90nm to 65nm and below and as chip densities increase, static and dynamic power consumption often rise above acceptable levels. Apply voltage-scaling techniques to manage both.

Please login to view article>>

Email address

Password

Password is case-sensitive.

Remember password Forgot your password?

If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

• EE Times-India • EE Times-China • EE Times-Korea • EE Times-Taiwan
• Cellphone • Auto Electronics • Media Player • Power Systems
• Industrial Controls • Analog/Mix signal • Home Entertainment

Talkback

eeForum:
Demystifying Vietnam
What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

Top tech resources

1.Web server design using soft processor(1,287views)

2. Address challenges in DVB-H (1,254views)

3. Using GMR sensors with scan interface (974views)

4. Simple glass breakage detector (970views)

5. Serial flash boot loader (883views)

India Newsletter

1.Make your machines talk

2.Must-attend events from May to July

3.Take next leap in functional verification

4.Tackle IP sharing in PCB design

Go to top

eMedia Asia	EE Times - India \| \| \| \| IIC-China
Global Sources	\| \| Electronic Components \| Computer Products \| Trade Show Center \| China Sourcing Fairs
TechInsights	EE Times \| ESM Online

RSS Feed