For Registered Users Home / For Registered Users

PLL-based clock generators create ultralow jitter
Author: Gina Roos

ON Semiconductor has launched PLL-based devices for creating ultralow-jitter quality clocks that improve timing accuracy, increase design flexibility and lower cost for PCIe, Ethernet and FB DIMM applications.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
Go to top