Log on in EE Times-Asia, keeping ahead of the curve of electronics design

Home |

[ Jul 19, 2008 ]

| Latest In Print | Webinar


For Registered Users	Home / For Registered Users

EDA's big three unready for 3D chip packaging

Without design tools to allow exploration and tradeoffs to be made in 3D layouts, engineers are restricted to design in two dimensions and occasionally stack chips crudely. But without a clear market for 3D design EDA vendors are unlikely to offer tools.

Please login to view article>>

Email address

Password

Password is case-sensitive.

Remember password Forgot your password?

If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

• EE Times-India • EE Times-China • EE Times-Korea • EE Times-Taiwan
• Cellphone • Auto Electronics • Media Player • Power Systems
• Industrial Controls • Analog/Mix signal • Home Entertainment • Embedded Design India
• Power Design India

Talkback

eeForum:
Demystifying Vietnam
What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

Top tech resources

1.Web server design using soft processor(1,287views)

2. Address challenges in DVB-H (1,254views)

3. Using GMR sensors with scan interface (974views)

4. Simple glass breakage detector (970views)

5. Serial flash boot loader (883views)

India Newsletter

1.Board design becomes a nimble giant

2.ECAD-MCAD needs unified solution

3.Smart optical nets power enterprise

4.Fibre-optic networking

Go to top

eMedia Asia	EE Times - India \| \| \| \| IIC-China
Global Sources	\| \| Electronic Components \| Computer Products \| Trade Show Center \| China Sourcing Fairs
TechInsights	EE Times \| ESM Online

RSS Feed