High-end memory interface needs FPGAs
Author: Olivier Despaux

As designers of high-performance systems strive to achieve higher bandwidth while meeting critical timing margins, a performance bottleneck standing in their way is the memory interface. New silicon features, along with hardware-verified reference designs, have overcome those challenges. Additionally, engineers must follow some basic rules to improve design cycle time.