Log on in EE Times-Asia, keeping ahead of the curve of electronics design

Home |

[ Jul 6, 2008 ]

| Latest In Print | Webinar


For Registered Users	Home / For Registered Users

Clocking High-Speed A/D Converters

Extremely high-speed ADCs demand a low-jitter sample clock in order to preserve SNR. These 8bit and 10bit converters have best-case noise floors set by quantization noise. In this article, we look at the strategy for optimizing the performance of the sample clock based on PLL/VCO characteristics. This means minimizing overall integrated phase noise, which minimizes clock jitter.

Please login to view article>>

Email address

Password

Password is case-sensitive.

Remember password Forgot your password?

If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

• EE Times-India • EE Times-China • EE Times-Korea • EE Times-Taiwan
• Cellphone • Auto Electronics • Media Player • Power Systems
• Industrial Controls • Analog/Mix signal • Home Entertainment • Embedded Design India
• Power Design India

Talkback

eeForum:
Demystifying Vietnam
What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

Top tech resources

1.Web server design using soft processor(1,287views)

2. Address challenges in DVB-H (1,254views)

3. Using GMR sensors with scan interface (974views)

4. Simple glass breakage detector (970views)

5. Serial flash boot loader (883views)

India Newsletter

1.Smart optical nets power enterprise

2.Fibre-optic networking

3.Embedded players partner against complexity

4. Effectively tune capacitive sensors

Go to top

eMedia Asia	EE Times - India \| \| \| \| IIC-China
Global Sources	\| \| Electronic Components \| Computer Products \| Trade Show Center \| China Sourcing Fairs
TechInsights	EE Times \| ESM Online

RSS Feed