Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Toshiba adopts Cadence solution for 65nm design

Posted: 30 Aug 2006  Print Version  Bookmark and Share

Keywords:CDNS  Cadence Design  Toshiba  Cadence QRC Extraction  65nm design flow 

Cadence Design Systems Inc. announced that Toshiba has adopted Cadence QRC Extraction for its most advanced 65nm design flows. Cadence QRC Extraction provides silicon-accurate parasitic extraction for next-generation process nodes, including sensitivity-based and chemical-mechanical polishing model-based extraction.

"To address our design and methodology requirements at 65nm and beyond, we require a solution that can deliver exceptional accuracy and includes advanced statistical and silicon variation modeling," said Takashi Yoshimori, technology executive, SoC-Design of Toshiba's semiconductor company. "After an extensive evaluation process, we found that Cadence QRC Extraction meets our requirements for 65nm accuracy today, and we have confidence that it will continue to meet our requirements for 65- and 45nm, giving us the ability to move into lower and lower geometries."

Cadence QRC Extraction provides manufacturing-aware silicon accuracy over other extraction technologies for cell-based digital designs. It dramatically reduces processing time with its near-linear performance scalability across multiple network CPUs and compute farms, said Cadence. It also delivers robust multi-corner support and native incremental signoff extraction to the Cadence Encounter digital IC platform.

Cadence QRC Extraction is available in L, XL and GXL offerings.




Article Comments - Toshiba adopts Cadence solution for ...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top