For Registered Users Home / For Registered Users

At 90nm, FPGA power loss shifts
Author:Anil Telikepalli

The move to 90nm has challenged FPGA vendors to do more than just extract maximum density, features and clock cycles. This latest process node has introduced coincident issues on minimizing power consumption.

Please login to view article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
Go to top