For Registered Users Home / For Registered Users

Monterey new technology reduces SoCs' die size


Monterey Design Systems announced a new design planning technology that automates the placement of hundreds of hard macros and reduces the die size of complex SoCs.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
Go to top