Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Verisity, Cascade team to enhance PCI Express designs

Posted: 02 Jun 2004  Print Version  Bookmark and Share

Keywords:verisity  cascade semiconductor solutions  pci express ip 

Verisity Ltd and Cascade Semiconductor Solutions Inc. have integrated their PCI Express IP solutions. The companies have combined Verisity's PCI Express verification IP together with Cascade's PCI Express design IP to ensure that mutual customers reduce risk and turn out higher quality PCI Express-based designs. The integrated solution also ensures compliance with the PCI-SIG checklist and interoperability with other PCI Express systems.

Verisity's PCI Express e Verification Component (eVC) is an automated, coverage-driven verification IP component. It provides a complete verification environment, including a constrained random traffic generator that automatically creates wide-ranging scenarios, nearly eliminating the need for directed tests.

Meanwhile, Cascades CX-PL family of PCI Express cores provide a complete PCI Express port implementation including the transaction layer, data link layer and physical layer implementations, and are based on the CascadeExpress architecture. The IP cores may be configured to address lane configurations from x1 to x16, based on application requirements; including applications ranging from power and area sensitive Mobile/NEWCARD implementations up to high performance, low latency solutions for graphics or system I/O communications.





Article Comments - Verisity, Cascade team to enhance PC...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 
 
Back to Top