Home | Login | Register Now   [Jan 10,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

G&D taps Teradyne for smart card design verification


Giesecke & Devrient has selected Teradyne Inc.'s J750k VLSI Test System for the design verification and electrical qualification of its ICs for contacted its smart cards.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top