For Registered Users Home / For Registered Users

AccelChip tool synthesizes Matlab designs
Author: Stephan Orr

AccelChip Inc. believes it has cracked a longstanding design problem with a new tool that creates synthesizable Verilog and VHDL code from Matlab and Simulink designs for use in Xilinx or Altera FPGAs.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
Go to top