Altera design software reduces compile times by 50 percent
Version 2.0 of the Quartus II SOPC design software is includes the LogiLock design flow that is claimed to improve performance in block-level design by 15 percent, and the fast-fit compile option that reduces compile times by 50 percent.
Please login or register with us to view this article>>
Registered already? Login to view complete content.
If you have already registered on the following websites, please log in using your email address and password
eeForum: Demystifying Vietnam What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?