For Registered Users Home / For Registered Users

Inductance analysis of chip scale packages
Author:Eric Bogatin, David Light and Bill Beale

This application note is intended to demonstrate a simple model that relates the maximum operating clock frequency of a CSP based on the IC's power dissipation, the typical lead equivalent inductance and the number of pairs of leads used for power and ground.

Please login to view article>>

Email address:
Password: Password is case-sensitive.
Remember password Forgot your password?
 
If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter

1.Board design becomes a nimble giant

2.ECAD-MCAD needs unified solution

3.Smart optical nets power enterprise

4.Fibre-optic networking

 
Go to top