Home | Login | Register Now   [Jan 09,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Reducing system power requirements
Author: Peter Ehlig

This application note discusses a number of ways to reduce a design's system power, ranging from the use of CMOS logic to varying the clock rates of the logic to powering down unused logic.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top