Home| Login| Register Now   [Jan 08,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Fast cycle scheme breaks bottlenecks
Author: Fumio Baba

The need for higher levels of performance was hampered by significant gaps between the speed of CPUs and their closely linked memories. Higher speed performance can be achieved by treating the memory unit as a quasi-multibank configuration.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top