Home | Login | Register Now   [Jan 09,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Testing dimensional limits of high I/O flip-chip design
Author: Karl F. Becker, Paradiso Coskina and Andreas Schubert

The study characterizes underfill materials, examining some large package geometries and design manufacturing processes to avoid defects for I/O counts.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top