Testing dimensional limits of high I/O flip-chip design
Author: Karl F. Becker, Paradiso Coskina and Andreas Schubert
The study characterizes underfill materials, examining some large package geometries and design manufacturing processes to avoid defects for I/O counts.
Please login or register with us to view this article>>
Registered already? Login to view complete content.
If you have already registered on the following websites, please log in using your email address and password
eeForum: Demystifying Vietnam What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?