Configuring and applying the MC74HC4046A phase-locked loop
Author: Cleon Petty, Gary Tharalson and Marten Smith
This application note is intended to show how to configure and apply the MC74HC4046A (HC4046A) PLL chip in a circuit design example with a reference frequency of 100kHz, an output frequency of 1MHz the center frequency and has the ability to move from 200kHz to 2MHz in 100kHz steps.
Please login or register with us to view this article>>
Registered already? Login to view complete content.
If you have already registered on the following websites, please log in using your email address and password
eeForum: Demystifying Vietnam What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?