Design guidelines for PC100 registered SDRAM modules
Author: Michael Yen
This application note describes design guidelines for PC100 registered SDRAM modules including: alignment of the clock signal at the SDRAM chip for data signal critical path; alignment of the clock signal at the registered buffers for address/control signal critical path; using Pericom's PI6C2509Q/2510Q
Please login or register with us to view this article>>
Registered already? Login to view complete content.
If you have already registered on the following websites, please log in using your email address and password
eeForum: Demystifying Vietnam What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?