For Registered Users Home / For Registered Users

170MHz FIFOs Using the Virtex Block SelectRAM+
Author:Nick Camilleri

This application note describes a way to create a common-clock (synchronous) version and an independent-clock (asynchronous) version of a 512-by-8 FIFO, with the depth and width being adjustable within the Verilog code.

Please login to view article>>

Email address:
Password: Password is case-sensitive.
Remember password Forgot your password?
 
If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
Go to top