Design for Test considerations for ATPG
Author: Jon Turino
This article describes techniques for designing ICs to facilitate ATPG, and explains the importance of compact test vector generation in the overall design flow.
Please login or register with us to view this article>>
Registered already? Login to view complete content.
If you have already registered on the following websites, please log in using your email address and password
eeForum: Demystifying Vietnam What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?