Home| Login| Register Now   [Jan 07,2009]
Global Sources
EE Times-Asia
For Registered Users Home / For Registered Users

Design for Test considerations for ATPG
Author: Jon Turino

This article describes techniques for designing ICs to facilitate ATPG, and explains the importance of compact test vector generation in the overall design flow.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter
 
Go to top