For Registered Users Home / For Registered Users

Design for Test considerations for ATPG
Author:Jon Turino

This article describes techniques for designing ICs to facilitate ATPG, and explains the importance of compact test vector generation in the overall design flow.

Please login to view article>>

Email address:
Password: Password is case-sensitive.
Remember password Forgot your password?
 
If you have already registered on the following websites, please log in using your email address and password

EE Times-Asia sites:

Latest News
Talkback

eeForum:
Demystifying Vietnam

What does Vietnam offer that a rising number of top-tier semiconductor companies are setting up and expanding operations there?

more

 
Top tech resources
 
India Newsletter

1.Board design becomes a nimble giant

2.ECAD-MCAD needs unified solution

3.Smart optical nets power enterprise

4.Fibre-optic networking

 
Go to top